

# Compal Confidential

Intel M/B Schematics Document

Kabylake-U(2+2)-DDR4 SODIMMx2

nVidia N16 gDDR5-2GB


(N16S-GTR : GM108-670/770: GeForce MX130)  
(N16V-GMR1 : GM108-626/726: GeForce MX110)

Project :2018OPP\_Harry Potter(15.6")  
EPK50 :LA-G07DP

Date : 2018-01-08  
Version : 1.0

(Modified&Ref from:  
01. "NFLC\_KBLR\_LAE802PR10\_MV\_FINAL")  
(02. "Canadiens\_LA-F035P-R10\_KBL-UR\_2017-06-23\_CPU")  
(02. "CNL-U ORB\_DDX02\_LA-F152PR01\_0822B")

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/22	Deciphered Date	2017/10/22	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	EPK50_LA-G07DP
				Date	Monday, January 08, 2018
				Sheet	1 of 40



MB Board Information:

1. DA6001W000, PCB 29M LA-G07DP REV0 MB 3(KBLU\_10)

2. DA6001W000, PCB 29M LA-G07DP REV0 MB 3(KBLU\_20)

3. DA6001W000, PCB 29M LA-G07DP REV0 MB 3(KBLU\_26)

4. DA6001W000, PCB 29M LA-G07DP REV0 MB 3(KBLU\_26)

5. DA6001W000, PCB 29M LA-G07DP REV0 MB 3(KBLU\_26)

6. DA6001W000, PCB 29M LA-G07DP REV0 MB 3(KBLU\_26)

7. DA6001W000, PCB 29M LA-G07DP REV0 MB 3(KBLU\_26)

8. DA6001W000, PCB 29M LA-G07DP REV0 MB 3(KBLU\_26)

Sub Board Information: (EPK52)


01. DA6001W000, PCB 29L LS-G071P REV0 IOB(4350M32L01)

02. DA6001W000, PCB 29L LS-G072P REV0 HDD(4350M32L01)

03. DA6001W000, PCB 29L LS-G073P REV0 TOUCH PAD(4350M32L01)

04. DA6001W000, PCB 29L LS-G074P REV0 SSD(4350M32L01)

05. DA6001W000, PCB 29L LS-G075P REV0 BMLB



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	Power Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	EPK50_LA-G07DP
				Date	Friday, January 05, 2018
				Sheet	58 of 58
				Rev	0.3











G3->S0


S0->S3/DS3

S0/DS3->S0

S0->S5



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	Design Date	Doc Number	Doc Name	Doc No.	Doc Ver.
		EPK50_LA-G07DP	HW Reserve		V0.1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET, INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Friday, 20/09/2018 10:28:18 AM					



SOC\_DP1\_CTRL\_DATA(Internal Pull Down):

Display Port B Detected

0 = Port B is not detected.

1 = Port Bis detected.

SOC\_DP2\_CTRL\_DATA(Internal Pull Down):

Display Port C Detected

0 = Port C is not detected.

1 = Port C is detected.

HDMI DDC (Port B)

<28> HOST\_DP1\_CTRL\_CLK  
<28> HOST\_DP1\_CTRL\_DATA

HOST\_DP1\_CTRL\_CLK L13  
HOST\_DP1\_CTRL\_DATA L12

GPP\_E18/DDPB\_CTRLCLK  
GPP\_E19/DDPB\_CTRLDATA

GPP\_E20/DDPC\_CTRLCLK  
GPP\_E21/DDPC\_CTRLDATA

GPP\_E22/DDPD\_CTRLCLK  
GPP\_E23/DDPD\_CTRLDATA

EDP\_COMP  
EDP\_RCOMP

1 OF 20

SKL-U\_BGA1356

GPP\_E13/DDPB\_HPD0  
GPP\_E14/DDPC\_HPD1  
GPP\_E15/DDPD\_HPD2  
GPP\_E16/DDPE\_HPD3  
GPP\_E17/EDP\_HPD

EDP\_BKLTEN  
EDP\_BKLTCTL  
EDP\_VDDEN

EDP\_TXN[0]  
EDP\_TXP[0]  
EDP\_TXN[1]  
EDP\_TXP[1]  
EDP\_TXN[2]  
EDP\_TXP[2]  
EDP\_TXN[3]  
EDP\_TXP[3]

EDP\_AUXN  
EDP\_AUXP  
EDP\_DISP\_UTIL

DDI1\_AUXN  
DDI1\_AUXP  
DDI2\_AUXN  
DDI2\_AUXP  
DDI3\_AUXN  
DDI3\_AUXP

HOST\_DP1\_HPD  
DDI2\_HPD  
NMI\_DBG#\_CPU  
EC\_SC#  
EDP\_HPD

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL



ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL


ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL

ENBKIL  
ENBKIL  
ENBKIL  
ENBKIL



<33> PROCHOT#



T248 TP@

<33> H\_PECI

499\_0402\_1%

ESD@

SCV00001K00

RC5 2

RC6 2

RC7 2

RC8 2

1 49.9 0402 1% CPU\_POPIRCOMP AT16

1 49.9 0402 1% PCH\_OPIRCOMP H66

1 49.9 0402 1% EDRAM\_OPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66


1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66


1 49.9 0402 1% EOPIO\_RCOMP H66

1 49.9 0402 1% EOPIO\_RCOMP H66



4 OF 20


SKL-U\_BGA1356



4 OF 20

SKL-U\_BGA1356

XDP CONN



Security Classification	Compal Secret Data	
Issued Date	2017/04/10	Deciphered Date
		2019/12/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		



Title		Compal Electronics, Inc.	
Document Number		SKL-U(1/12)DDI.MSIC.XDP.EDP	
Customer		EPK50 LA-G07DP	
Date		Friday, January 05, 2018	
Sheet		5 of 5	

# Interleaved Memory


# Interleaved Memory

<Cocoa\_1020>


PDG#543016, ODT: CPU side no connect, DRAM side connect to VDDQ(Memory down); FET+R(SO-DIMM)



















# Functional Strap Definitions

- SPKR (Internal Pull Down):**
- TOP Swap Override
- 0 = Disable TOP Swap mode.---> AAX05 Use
- 1 = Enable TOP Swap Mode.
- 
- GSP10\_MOSI (Internal Pull Down):**
- No Reboot
- 0 = Disable No Reboot mode. --> AAX05 Use
- 1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.
- 
- GSP11\_MOSI (Internal Pull Down):**
- Boot BIOS StrapBit
- 0 = SPI Mode --> AAX05 Use
- 1 = LPC Mode

## Strap Pin



## CPU THERMAL SENSOR



<DB> Change Thermal Sensor IC







Figure 12-1. PCI Express® Link Configurations Supported by the Guidelines in this Chapter

PCH-LP Details	PCIe* Controller #1	PCIe* Controller #2	PCIe* Controller #3
Flex I/O Lane #	5	6	7
PCIe* Lane #	1	2	3
Base-U	1x4	RP1	RP5
Premium-U	1x4	RP1	RP5


M.2 SSD	<31> PCIe CRX_DTX_N11	<31> PCIe CRX_DTX_P11	<31> PCIe CTX_C_DRX_N11	<31> PCIe CTX_C_DRX_P11
	CC178	0.22u6.3VK X5R 0402 2	CC179	0.22u6.3VK X5R 0402 2

High Speed I/O (HSIO) Lane Multiplexing in SKL U




When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1 and Port 2
USB_OC1#	USB2 Port 3
USB_OC2#	N/A
USB_OC3#	N/A
DEVSLP0	N/A
DEVSLP1	N/A
DEVSLP2	NGFF SSD KEY- M
SATA_GP0	N/A
SATA_GP1	ODD_PLUG#
SATA_GP2	PCIE/SATA







+1.0V\_PRIM TO +1.0V\_VCCSTU



+1.0V\_PRIM TO +1.0VS\_VCCSTG / +1.0VS\_VCCIO




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title	SKL-U(8/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	EPK50_LA-G07DP	
				Date:	Friday, January 05, 2018	Sheet





For CPU2+3e SKU

## SVID ALERT



## SVID DATA




Ball #	Ball Names R-U42	Ball Names U22	R-U42/U22 common board guidelines
C7	XTAL24_OUT	NC	connect to R-U42 XTAL24_OUT
E3	XTAL24_IN	NC	connect to R-U42 XTAL24_IN
E35	NC	XTAL24_OUT	connect to U22 XTAL24_OUT
E37	NC	XTAL24_IN	connect to U22 XTAL24_IN
AK42	VCCCORE	VccGTx	connect to VccGTx/VCCCORE power plane island
AK43	VCCCORE	VccGTx	
AK45	VCCCORE	VccGTx	
AK46	VCCCORE	VccGTx	
AK48	VCCCORE	VccGTx	
AK50	VCCCORE	VccGTx	
AL43	VCCCORE	VccGTx	
AL46	VCCCORE	VccGTx	
AL50	VCCCORE	VccGTx	
AM48	VCCCORE	VccGTx	
AM50	VCCCORE	VccGTx	connect to VccGT/VCCCORE power plane island
AM52	VCCCORE	VccGTx	
J43	VCCCORE	VCCGT	
J45	VCCCORE	VCCGT	
J46	VCCCORE	VCCGT	
J48	VCCCORE	VCCGT	
J50	VCCCORE	VCCGT	
J52	VCCCORE	VCCGT	
K48	VCCCORE	VCCGT	
K50	VCCCORE	VCCGT	
A48	VCCCORE	VCCGT	Must Not Be Connected. RVP use this signal for debug and testing purpose only.
A53	VCCCORE	VccGTx	
AK52	RSVD	VccGTx	
K52	RSVD	VCCGT	

Security Classification		Compal Secret Data		Title	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	SKL-U(10/12)Power,SVID	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
EPK50_LA-G07DP				v0.3	
Date: Friday, January 05, 2018				Sheet 14 of	59












# CHANNEL-A

## REVERSE TYPE

### Interleaved Memory

TOP: JDIMM1 CONN Non-ECC DIMM




PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


SPD ADDRESS FOR CHANNEL A :  
WRITE ADDRESS: 0XA0  
READ ADDRESS: 0XA1  
SA0 = 0; SA1 = 0; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM1.257,259


Layout Note:  
Place near JDIMM1.258




Layout Note:  
PLACE THE CAP near JDIMM1. 164




Layout Note:  
Place near JDIMM1



Part Number = SF000006500



Part Number: LTCX0069GA0  
Part Value: S SOCKET FOX AS0A827-H2RB-7H 260P DDR4



For ECC DIMM

+1.2V\_VDDQ

DDR\_DRAMRST#\_R

CD10 0.1U\_0402\_25V6

CD13 0.1U\_0402\_10V6K

CD14 0.1U\_0402\_10V6K

CD15 0.022U\_0402\_25V7K

CD16 0.022U\_0402\_25V7K

CD17 0.022U\_0402\_25V7K

CD18 0.022U\_0402\_25V7K

CD19 0.022U\_0402\_25V7K

CD20 0.022U\_0402\_25V7K

DIMM Side

CPU Side

VREF traces should be at least 20 mils wide with 20 mils spacing to other signals


Security Classification	Compal Secret Data	Document Number	EPK50_LA-G07DP
Issued Date	2017/04/10	Deciphered Date	2019/12/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Friday, January 05, 2018			
Sheet 17 of 17			

# CHANNEL-B

## Interleaved Memory

STD (5.2 mm)



TOP: JDIMM2 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL B :  
WRITE ADDRESS: 0XA4  
READ ADDRESS: 0XA3  
SA0 = 0; SA1 = 1; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM2.257,259




Layout Note:  
Place near JDIMM2.258




Layout Note:  
PLACE THE CAP WITHIN 200 MILS FROM THE JDIMM2



Layout Note:  
Place near JDIMM2



Part Number: LTCX0069FA0  
Part Value: S SOCKET FOX AS0A827-H2SB-7H 260P DDR4



CPU Side

VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Security Classification	Compal Secret Data
Issued Date	2017/04/10
Deciphered Date	2019/12/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	
Compal Electronics, Inc.	
P19-DDRIV CHB: DIMM0	
EPK50_LA-G07DP	
Friday, January 05, 2018	
Sheet 18 of 18	



# Camera











<CPU>

1.3.2 Digital Display Interface Signal Mapping


Table 1-4. Digital Display Interface Signal Mapping

Port	DDI PROCESSOR Pin Names	Display Port Mapping	HDMI* Mapping
Port 1	DDI1_TXN[0]	DDI1_LANE0_DP	HDMI0C_TX2_DP
	DDI1_TXP[0]	DDI1_LANE0_DP	HDMI0C_TX2_DP
	DDI1_TXN[1]	DDI1_LANE1_DP	HDMI0C_TX1_DP
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMI0C_TX1_DP
	DDI1_TXN[2]	DDI1_LANE2_DP	HDMI0C_TX0_DP
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMI0C_TX0_DP
	DDI1_TXN[3]	DDI1_LANE3_DP	HDMI0C_CLK_DP
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMI0C_CLK_DP
	DDI1_HPD	DDI1_HPD_Q	HDMI0C_HPD
	DDI1_CTRLCLK	NA	DDI1_CTRL_CLK
	DDI1_CTRLDATA	NA	DDI1_CTRL_DATA
	DDI1_TXN[0]	DDI1_LANE0_DP	HDMI0C_TX2_DP
	DDI1_TXP[0]	DDI1_LANE0_DP	HDMI0C_TX2_DP
	DDI1_TXN[1]	DDI1_LANE1_DP	HDMI0C_TX1_DP
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMI0C_TX1_DP



\*DDA30\_LA-F292PR02: RS\_8.2ohm\_RP\_360ohm





HDMI Conn.



+LAN\_VDD\_3V3 Rising time need>0.5mS and <100mS




CL9, CL20 close to UL1 Pin 11  
CL5 & CL19 close to UL1: Pin 32



power rail need to check

power rail need to check


# RTL8107ESH-CG/RTL8111HSH-CG Co-Lay



(SA000084T00) RTL8111HSH-CG Giga

CL8, CL23 close LL2.  
CL26 close UL1 Pin 3.  
CL12 close UL1 Pin 8.  
CL13 - CL15 close UL1 Pin 22.  
CL11, CL27 close UL1 Pin 30.

+LAN\_VDD\_3V3=40mil  
+VDDREG=40mil  
+LAN\_REGOUT=60mil



LAN\_LINK#

LAN\_ACT#

EC LAN\_ISOLATE#\_R 2  
1K\_0402\_5%  
RMB

15K\_0402\_5%  
RMB

1M\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

EC LAN\_ISOLATE#\_R 2  
1K\_0402\_5%  
RMB

15K\_0402\_5%  
RMB

1M\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB


10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB



10K\_0402\_5%  
RMB

10K\_0402\_5%  
RMB




## NGFF and WLAN

Unpop QB8 and RL25 for not supportOBFF



Security Classification	Compal Secret Data		Issue Date
	2017/08/24	Deciphered Date	2018/08/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		Title
WLAN-BT		EPK50_LA-G07DP
Date: Friday, January 05, 2018		Sheet 30 of 53









Figure 12-1. PCI Express® Link Configurations Supported by the Guidelines in this Chapter

PCH-LP Details	PCIe® Controller #1				PCIe® Controller #2				PCIe® Controller #3			
Flex I/O Lane #	5	6	7	8	9	10	11	12	13	14	15	16
PCIe® Lane #	1	2	3	4	5	6	7	8	9	10	11	12
Base-U	1x4	RP 1			RP 5				RP 9			
	1x4 LR	RP 1			RP 5				RP 9			
	2x2	RP 1	RP 3	RP 4	RP 5				RP 9	RP 11	RP 12	
	1x2+2x1	RP 1	RP 3	RP 4	RP 5				RP 9	RP 11	RP 12	
	2x1+1x2	RP 4	RP 3	RP 1	RP 5				RP 12	RP 11	RP 9	
Premium-U	4x1	RP 1	RP 2	RP 3	RP 4	RP 5	RP 6	RP 7	RP 8	RP 9	RP 10	RP 11
	1x4	RP 1			RP 5				RP 9			
	1x4 LR	RP 1			RP 5				RP 9			
	2x2	RP 1	RP 3	RP 4	RP 5				RP 7	RP 8	RP 9	RP 11
	1x2+2x1	RP 1	RP 3	RP 4	RP 5				RP 7	RP 8	RP 9	RP 11

<SSD>

<11> PCIE\_CRX\_DTX\_N11  
<11> PCIE\_CRX\_DTX\_P11  
<11> PCIE\_CTX\_C\_DRX\_N11  
<11> PCIE\_CTX\_C\_DRX\_P11  
<11> PCIE\_CRX\_DTX\_P12  
<11> PCIE\_CRX\_DTX\_N12  
<11> PCIE\_CTX\_C\_DRX\_N12  
<11> PCIE\_CTX\_C\_DRX\_P12  
<9> CLK\_PCIE\_N4  
<9> CLK\_PCIE\_P4




### 36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express® Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe® multiplexed ports.


**Note:** When SATA and PCIe® are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

39	GND	PCIE/MVMe_D09000NU90_MZVLW1T0HMLH-000H1_F73H1Q_09H	40	GND	Return Current Path
41	PETn	PCIe TX	42	N/C	
43	PETp	PCIe TX	44	N/C	
45	GND	Return current path	46	N/C	
47	PERn	PCIe Rx	48	N/C	
49	PERp	PCIe Rx	50	PERST#	
51	GND	Return current path	52	CLKREQ#	





Security Classification	Compal Secret Data	2017/08/24	Deciphered Date	2018/08/24	Title	Compal Electronics, Inc.
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	AUDIO ALC3258-CG	EPK50_LA-G07DP v0.3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev. Friday, January 05, 2018
Sheet 32 of 59						



EC Board ID (UMA, DIS, phase) control table

RK4	KBL-U				KBL-R			
	DB	SI	PV	MV	DB	SI	PV	MV
UMA	15K	27K	43K	75K	130K	200K	270K	430K
DIS	20K	33K	56K	100K	160K	240K	330K	560K

Reserve EC\_CLR\_CMOS for clear CMOS

U\_DB\_UMA\_150kOhm:SD034130280,5 RES 1/25W 15K ±1% 0402  
 U\_DB\_DIS\_20kOhm:SD034130280,5 RES 1/25W 20K ±1% 0402  
 U\_SI\_UMA\_27kOhm:SD034270280,5 RES 1/25W 27K ±1% 0402  
 U\_SI\_DIS\_33kOhm:SD034330280,5 RES 1/25W 33K ±1% 0402  
 U\_PV\_UMA\_43kOhm:SD034430280,5 RES 1/25W 43K ±1% 0402  
 U\_PV\_DIS\_56kOhm:SD034560280,5 RES 1/25W 56K ±1% 0402  
 U\_MV\_UMA\_75kOhm:SD034750280,5 RES 1/25W 75K ±1% 0402  
 U\_MV\_DIS\_100kOhm:SD034100280,5 RES 1/25W 100K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402


R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402



R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402

R\_DB\_UMA\_130kOhm:SD034130280,5 RES 1/25W 130K ±1% 0402  
 R\_DB\_DIS\_160kOhm:SD034160280,5 RES 1/25W 160K ±1% 0402  
 R\_SI\_UMA\_200kOhm:SD034200280,5 RES 1/25W 200K ±1% 0402  
 R\_SI\_DIS\_240kOhm:SD034240280,5 RES 1/25W 240K ±1% 0402  
 R\_PV\_UMA\_270kOhm:SD034270280,5 RES 1/25W 270K ±1% 0402  
 R\_PV\_DIS\_330kOhm:SD034330280,5 RES 1/25W 330K ±1% 0402


Security Classification	Compal Secret Data		Title	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	EC ENE-KB9022
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number		EPC50_LA-G07DP		
Date	Tuesday, January 09, 2018	Sheet	33 of	





## TP Button BD Connector




<33> KSO[0..17]




	JKB1	KB Spe
Pin1	KSI1	KSI1
Pin32	5V	5V



## Keyboard conn










# TPM2.0

# Screw Hole

## CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	TPM/Screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SALES AND MARKETING DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	EPK50_LA-G07DP
				Date	Friday, January 05, 2018
				Sheet	35 of 35









Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	EPK50_LA-G07DP
				Date	Friday, January 05, 2018
				Sheet	36 of 36

# 2.5" SATA HDD

<PV> change short pad




# SATA ODD





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	HDD/ODD Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	EPK50_LA-G07DP
				Date	Friday, January 05, 2018
				Sheet	37 of 39








USB2.0/USB3.0 port 1




USB2.0/USB3.0 port 2













Security Classification		Compal Secret Data	
Issued Date	2016/09/01	Deciphered Date	2019/09/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF S&ED DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
Title	DC Conn
Document Number	EPK50_LA-G07DP
Date	Friday, January 05, 2018
Sheet 45	of






Security Classification		Compal Secret Data	
Issued Date	2016/09/01	Deciphered Date	2019/09/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF S&ED DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
Title	BATT Conn
Document Number	EPK50_LA-G07DP
Date	Friday, January 05, 2018
Sheet	46 of




# Protection for reverse input




Vin Detector			
	Min.	Typ	Max.
L-->H	17.16V	17.63V	18.12V
H-->L	16.76V	17.22V	17.70V
VILIM = 20*ILIM*Rsr			
ILIM = 3.3*100/(100+620)/20/0.02			
= 2.291 A			

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Friday, January 05, 2018	Sheet	47 of 59	Document Number	









Security Classification		Compal Secret Data		Title	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	1.2VP/0.6VSP/2.5VSP	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				<p>1.2VP/0.6VSP/2.5VSP</p>	
<p>DATE: Friday, January 05, 2018</p>				<p>Sheet 43 of 59</p>	

N :H>0.8V ; L<0.4V  
N pin don't floating  
F have pull down resistor at HW side,  
lease delete PR601.

The current limit is set to 6A, 9A or 12A when this pin  
is pull low, floating or pull high.




Security Classification	Compal Secret Data			Title	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	1.0V_PRIM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size: Document Number	Rev v0.3
				Date: Friday, January 05, 2018	Sheet 50 of 59












	Ra	Rb/Rc
U22	N/A	Stuff
U42	Stuff	N/A



VCC CORE  
FSW=500kHz  
Choke=0.24uH  
DCR=1.19 mohm +/- 5%

U22  
LL=2.4 mohm  
TDC=21A  
ICCMAX=32A  
OCP=40A

U42  
LL=2.4 mohm  
TDC=42A  
ICCMAX=64A  
OCP=70A

VCC GT  
FSW=500kHz  
Choke=0.24uH  
DCR=1.19 mohm +/- 5%

U22  
LL=3.1 mohm  
TDC=18A  
ICCMAX=31A  
OCP=39A

U42  
LL=3.1 mohm  
TDC=12A  
ICCMAX=28A  
OCP=39A

VCC SA  
FSW=600kHz  
Choke=6.2 mohm +/- 5%

U22  
LL=10.3 mohm  
TDC=4A  
ICCMAX=4.5A  
OCP=9.5A

U42  
LL=10.3 mohm  
TDC=5A  
ICCMAX=5A  
OCP=9.5A

